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Multiprocessor vision system 
Nikolaos G  Bourbakis, Mike  Papazoglou* and George Alexiou t  detail 
the design and operation of a multibit multiprocessor  tree network 
architecture  employed as a computer vision system. The three-level 
hierarchy allows parallelism and  pipelining 
The paper presents the architecture and functionality of a 
multiprocessor  tree  network  (MTN)  vision  system.  The 
design  of the  MTN  is based on  21  R-6502 8-bit micro- 
processors connected in a quadtree structure. Under this 
topology  the  microprocessor  modules  communicate 
through  a  memory-to-memory  Multibus  configuration. 
The MTN operates in parallel hierarchical (bottom-up and 
top-down) manner, where orders go down and abstracted 
picture information goes up within the MTN hierarchy. 
microsystems  multiprocessors  computer  vision 
A  plethora  of  vision  system  architectures  has  been 
proposed,  designed  and/or implemented  during recent 
years  1-s. They may be divided into two main categories: 
•  Bit-serial-array-processors  (BSAP). BSAPs encompass 
architectures  based on processors that process only a 
single bit at a time. These architectures  also use a host 
computer  for  the  control,  synchronization  and  I/O 
operations of the entire system  topology 4. 
•  Multibit  multiprocessor  networks  (MMN).  MMNs 
comprise  architectures  based  on  multi-CPU  com- 
ponents.  This  feature  provides  autonomy  and 
flexibility s, but this architecture  increases complexity 
and  implementation  costs. 
This  paper  presents  the  design  of  a  multibit  multi- 
processor tree network architecture (MTN) which is Used 
as a computer  vision  system.  The MTN  structure  is an 
MMN system based on 21  R-6502 8-bit microprocessors 
in  a  quadtree  configuration.  The  MTN  processors  are 
configured in three consecutive levels (10, I1, •2), as shown 
in  Figures 1 and  2. 
The processors  at the /  0 level  receive,  in  parallel,  the 
picture information from the environment; they process it 
and forward it to the higher (11) level in the MTN system, in 
an abstracted  form. A similar process  is repeated at the 
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next (/1) level  and again at the master processor level  at 
the top of the quadtree structure.  This level takes the final 
decisions about the received  image. A significant  feature 
of the MTN system is that it is based on the flexibility and 
independence  provided by the quadtree structure  °. It is 
not intended to discuss the processing  tasks undertaken 
by the MTN configuration  here; rather, discussion  will be 
confined  to the  description  of the  architectural  design 
and the overall  functionality  of the MTN system. 
This paper is organized  in four sections.  The section 
which  follows  deals  with  the MTN  design,  in  particular 
discussing the general configuration of the MTN structure 
and focusing on the internal design of the MTN processors. 
The final sections  describe the top-down and bottom-up 
operations of the MTN system. 
MTN  STRUCTURE 
General  configuration 
The  MTN  is  a  complete  quadtree,  which  consists  of 
[(4N2/4  i) -  1]/3  processor  nodes,  where  N X N  is  the 
size of the image received  from the environment, using a 
two-dimensional  photoarray of N X N  cells, and  i is the 
resolution  parameter s  .  The  MTN  consists  of  k +  1 
hierarchical  structural  levels, where k = Iog2(N) and each 
Photoarray  0 
~Ps/L- o  ~Ps/L  1  pPs/L 2 
\\~ \\\\\\  \  \\  L  _y  __.  __j 
x\\x  ~Squite  pPs tree 
Figure "1.  Parallel picture input from the external environ- 
ment using a photoarray 
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Figure 2.  General configuration of the MTN system 
level  (Lk) contains (N2/4  (k + i)) processor nodes  (e.g. for 
k = 0 the level includes N 2 processors). Additionally, each 
processor  node  at  the  Li  level  (0 <i<  k)  has  four 
successor nodes and only a single parent node. A simple 
21 -node MTN system is illustrated in Figure 1, where/uP sli 
denotes the number of processors  per level li, and squite 
is a square region of pixels. Each squite receives the image 
data corresponding to exactly one square  region of the 
photoarray. 
At  the  10  level  of  the  MTN  hierarchy,  the  N2/4  i 
processor nodes receive the picture data in parallel  from 
the environment via a photoarray, as shown in Figure 2. 
This means  that each  processor node, at the 10 level, is 
dedicated to a specific picture region of the N2/4  k pixels, 
as shown  in Figure 1. The  partitioning of the picture in 
square regions with size N2/4  k is required by the form of 
the quadtree structure, whose prime purpose is to retain 
the neighbouring properties, such as the shortest distance 
between neighbouring image areas. The quadtree structure 
contains  more  integrated  information  about the image 
than any other picture partitioning schemata, such as line 
or rectangular  schemata s. 
Structural  processor design 
Here, the detailed design of a specific MTN structure of 21 
R-6502 processors  is presented. 
The  16 processor leaf nodes (in  level  10) receive the 
image  data  directly  from  their  corresponding  square 
regions of (N2/42)  pixels. The MTN has only one master/ 
parent node, which resides  at the root of the quadtree 
and  assumes  responsibility  for  the  final  decisions 
concerning obtained image data and the required output 
operations (see Figure I). 
The MTN is a heterogeneous multiprocessor architec- 
ture, which  implies that its processor nodes  may  have 
different internal structures depending on the particular 
functions they perform. The MTN tree structure contains 
three different types of processor nodes: 
•  full  master  node (FM), 
•  master-slave  nodes (MS), 
•  slave leaf nodes (S). 
These  processor  nodes  are  organized  in  a  hierarchical 
manner,  as shown in Figure 3. 
Full master (FM) processor node 
The full master (FM) processor node consists of an R-6502 
CPU, 8k memory,  three target selecting devices (TSD1, 
TSD2  and  TSD3)  and  four  2 x  4  decoders,  Its  overall 
design is illustrated in Figure 4. 
The  TSD1  is  a  selection  device  which  receives  a 
selection  signal  from  the  R-6502 processor  and  sub- 
sequently directs its data channel either to its correspond- 
ing memory  module  or to the TSD1 device of the  FM 
node. This device can  connect  its data channel  to the 
slave  memories  through  their  corresponding  TSD1 
modules  (see Table  1 and Figure 5). 
The TSD2 is a selection device to TSD1, which receives 
a selection signal from the R-6502 processor and directs its 
address channel either to its memory, or to the TSD2 of 
the FM node. The TSD2 can connect its address channel 
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to the slave memories through their corresponding TSD1 
modules (see Table 1 and Figure 6). In addition, the TSD2 
device directs  the address channel signals as an input to 
TSD3. 
The TSD3 device receives  signals from the TSD2 and 
outputs operation signals or special commands which are 
directed either to its corresponding CPU, or the CPUs of 
the FM node or its slave nodes (see Figure 7). Details  of 
the internal  connection of the processor nodes, using the 
above devices,  are given in Reference  6. The R-6502 is a 
well  known  8-bit memory-mapped  I/O CPU 7. 
The 8k memory is divided into five segments, as shown 
in  Figures 3 and 8 and detailed  below. 
•  Common full master user memory (CFUM) has a size of 
I k and is used for communication  between  users and 
the  FM  node.  User-initiated  commands  and  new 
algorithms  are stored  in  the  CFUM  module  and  FM 
node results are output to users through CFUM. 
•  Common full master master-slave (FMMS) memory has 
a size of lk and  is used for communication  between 
the  FM  node  and  its  successor  MS  nodes.  FMMS 
memory space is divided into four subsegments  of 256 
byte each,  each  dedicated  to an  MS  node. Through 
FMMS memory the FM node sends data, commands, 
and algorithms to its successor MS nodes, and the four 
MS nodes send data to the FM node. 
•  Program space (PS) has a size of 3k and is used by the 
FM node to store its programs  for data processing. 
•  Data space (DS), with size Ik, is dedicated to storing 
data or intermediate  results. 
•  Operating system  space  (OPS) is the area where the 
operating system  or the monitor program  resides. 
Master-slave  (MS) processor node 
The MS node consists of an R-6502 CPU, 8k memory and 
the  same  additional  TSD devices  as the  FM  node  (see 
Table 1.  Data/address  channel  connections  of  the 
current processor 
A15  A14  Connections 
0  0 
0  I 
1  0 
I  1 
AB and DB to current processor memory 
AB and DB to master processor memory 
AB and  DB to slave processor memory 
AB to TSD3 
AB: address bus 
DB: data bus 
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Figure 5.  Internal structure of the target selecting device 1 (TSD1) 
Figure  3).  The  internal  structure  of  the  MS  node  is 
illustrated in Figure 9. The internal organization of the MS 
node  memory  is  the  same  as  that  of  the  FM  node 
memory, the only difference being that common memory 
is shared between MS and S nodes instead of the FM and 
MS  nodes,  and  the  memory  of  its  successor node  is 
shared between a given MS and its successorS nodes (see 
Figure 3). 
Slave leaf (S) processor node 
The  S  node  has  the  same  hardware  features  as  the 
previous two  processor nodes (see Figure  10), the only 
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substantial differences lie in its memory organization. S 
node  memory  is  shared  in  four  segments.  The  first, 
common  memory,  with  size lk,  is  used for communi- 
cation between the MS and S nodes (the MS node sends 
(Ao-A 1  )  (A2-A 3  ) 
0001  10 11  O0  01  10 
programs, commands and possibly data, while the S node 
sends data, in the form of abstracted picture information, 
to the MS node). The second segment, the PS memory, is 
lk  in  size  and  is  used  by the  S node  for storing new 
program statements required for the current processing 
task. These statements do not exist in the slave processor's 
ROM and are consequently downloaded from its parent 
node. The third segment, the DS memory, of size 4k, is the 
storage  area  for  the  pixels  received  from  the  external 
photoarray environment. Finally, the OPS is the operating 
system memory space. 
Interconnecting  the  processor  nodes 
The interconnection of the processor nodes in the MTN 
system  presents  some  problems.  The  most  serious 
problem  is  that  the  R-6502  CPU  is  not  able  to  send 
selection signals and special commands, since the only 
available pins which can send signals of any kind are the 
address bus (AB) pins. This problem can be circumvented 
by the following method. The A15 and A14 pins should be 
freed from addressing operations and used for forwarding 
the  selection  signals to  the  TSD1 and  TSD2  devices. 
Additionally, the A13 pin should be connected to the SO 
pin of the slave node whose function is explained below. 
The remaining address bus pins are directed to the TSD2 
and  consequently  have  a  double  task  to  perform, 
depending  on  the  selection  signals  which  the  TSD2 
device receives from  the CPU's A15  and A14  pins (see 
Table 1). Accordingly, the appropriate number of control 
signals and special commands may be sent out from the 
AB  channel. However, this technique reduces memory 
accessibility from 64k to 8k by removing the A15, A14 and 
A13 address lines• 
(A  4-A 5 ) 
11  O0 01  10  NC 
< 
Figure Z  Internal structure of the target selecting device 3 (TSD3) 
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As  shown  in  Figures  11  and  12,  MTN  operation 
From/to MS1  encompasses two modes of functionality: 
From/to MS2 
•  ~------~'-From/toMS3  •  top-down  mode,  where  commands  flow  down  the 
From/to MS4  MTN  hierarchy; 
•  bottom-up mode, where abstracted picture information 
flows upwards along the nodes of the MTN  levels. 
Figure 8.  Segmentation of the microprocessor memory 
Another  significant  problem,  which  impacts  the 
distribution of memory space, concerns the communi- 
cation between the master node and its slave nodes. This 
problem can be solved by means of the selection signals 
from the A15 and A14 pins of the RS-6502 CPU and the 
use of TSD1 and TSD2 devices. Specifically, the R-6502 
CPU can access the entire 64k of available memory by 
means of the appropriate selection signals. Moreover, the 
four  slave  nodes  can  also  access  their  corresponding 
portion of that memory simultaneously by utilizing the 
appropriate selection signals. In this way an appropriate 
communication path is established between the FM node 
and the MS nodes as well as between the MS nodes and 
the S nodes. 
There  remain  some  minor  points  to  be  discussed, 
primarily concerning the processor nodes. For example, 
the FM node has no upper level to communicate with, 
and therefore has no need of a TSD device to direct its 
address channel, data channel, or even control signals for 
communication  to  an  upper  level.  This  can  easily  be 
achieved by disconnecting the 01 input of the TSD1 and 
TSD2 devices, and the 00 input of the TSD3 device (see 
Table 2). On the other hand, the S nodes have no lower 
level to communicate with, except the photoarray, from 
which they receive the image pixels directly. 
Top-down  operation 
During top-down operation of the MTN hierarchy, the FM 
node receives commands from the user, decodes them 
and sends them to its four successor nodes for further 
processing and/or transmission. A similar task is executed 
in each node. The pattern of execution can be analysed as 
five functional steps: 
•  Input.  The  node  inputs the  commands  transmitted 
from its parent-node. 
•  Decoding. The node decodes the received commands 
which specify the particular processing task executed 
by each node. 
•  Execution.  The  node  executes  the  process  tasks 
allocated to it, if any. 
•  Encoding.  The node encodes the new possible tasks 
which its descendant node must execute. 
•  Output. Each non-slave node transmits the command 
packages to its descendant nodes. 
Bottom-up operation 
Bottom-up operation takes place at the slave node level, 
(10). Each slave node accepts in parallel the true picture 
information which corresponds to its respective picture 
region (squite)ofn X n pixels, where 1 <  = n <  =  Iog2N. 
Subsequently,  the  computer  vision  process  in  MTN 
follows a hierarchical pattern of execution. Each node, at 
level I  0 attempts to recognize the information existing in 
its own  region, according to the commands transmitted 
from its parent node. When the individual perception of a 
node  is  completed,  each  node  communicates  with  its 
parent node and transmits to it the picture information in 
an abstract-coded form. The parent node (MS) accumu- 
lates  the  information  packages  received  from  its 
Table2.  Communication  scheme  of  the  current 
processor 
AS  A4  A3  A2 
0  0 
0  1 
1  0 
1  1 
0  0 
0  1 
1  0 
0  0 
A1  A0  Connections 
0  0  From current to slave processor1 
0  1  From current to slave processor2 
1  0  From current to slave processor3 
1  1  From current to slave processor4 
RES 
MNI i  IRQ  Special command signals 
SO 
From current to master processor 
From current to slave processors 
Local communication 
Not connected 
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Figure 10.  Internal structure of the slave (S) processor 
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descendant nodes, synthesizes and normalizes them and 
attempts  to  recognize  their  individual  components. 
When the perception process is complete, the MS node 
transmits to the FM node the abstracted form of its own 
pictorial information with its perceived description. The 
FM node receives all the information packages, synthe- 
sizes and normalizes them and makes the final perception 
and  decision  on  its  constituents.  Details  about  the 
perception  and  understanding  procedures,  using  a 
knowledge-based  vision  system  are  discussed  in 
Reference 8. 
fromlto l/O  frornlm IIU  Irornlto  uu 








Processor node intercommunication 
According to the architectural features discussed above, a 
descendant node communicates with its parent node by 
setting the required information into its parent memory, 
(see  Figure  3).  A  parent  node  communicates  with  its 
descendant node  by setting its orders into  predefined 
locations of  its memory and informing the descendant 
node  to  pick  them  up.  These  predefined  memory 
locations  are  dedicated  to  specific descendant nodesl 
When  a recognition task takes place at the slave node 
level, each slave processor is asked to communicate with 
its parent processor. 
Initially, the  S node  sends a  signal to  the  MS  node 
through the TSD2  and TSD3  devices and sets its SO pin 
(an  interrupt request communication  signal) to  request 
communication. Subsequently, the MS node checks its 
SO bit in microprogramming mode and notes when that 
bit was set. At this point the MS processor carries out its 
current  processing  task,  disconnects  its  memory,  and 
connects the S node with the appropriate locations in its 
memory. This procedure is implemented  by the proper 
signals through the TSD2 device, tt is important to note 
that the S node does not need to send its code number to 
its corresponding MS node. This is because there always 
exists  the  possibility  of  four  S-nodes  asking  simul- 
taneously to communicate with the same MS node SO bit 
through an OR gate. Accordingly, the MS node releases its 
memory to S nodes whether or not all four nodes require 
communication. This feature provides the MTN  system 
with a parallel communication ability along its hierarchy. 
After the storage process has taken  place each S node 
resets the SO bit of the MS node. If the MS node wishes to 
send orders to its S nodes, it sends the appropriate control 
signal and allows the S nodes to access  the dedicated 
memory  locations  of  the  MS  node.  Communication 
between  FM  node  and  MS  nodes  follows  the  same 
procedure. 
•  from/to  IlO 
Figure 12.  Directed  graphical  representation  of  the 
operation and communication of the MS and S nodes 
Discussion and an illustrative example 
The muttiprocessor system proposed here is to be used 
for computer vision purposes although its structure can 
support a large variety of different parallel calculations, 
such  as  matrices  multiplication  and  orthogonal  trans- 
formations (FFT, WriT, etc.). A number of low-level vision 
processes have been implemented on the MTN structure; 
examples are global convolution, segmentation, thinning, 
normalization and chain coding  9-11. In this paper, however, 
emphasis  is  placed  on  the  hardware  organization  and 
design of the MTN system using R-6502  processors. 
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Figure 73.  a, digitizedimageof76 x  16pixels;b, Freeman 
code; c,  16 node MTN 
The somewhat outdated R-6502 processors were used 
because, at the time, they were the only chips available to 
the authors. However, the quadtree structure of the MTN 
system could be implemented using any type of processor, 
transputers being particularly suitable. 
The entire MTN structure consists of ((4N2)/4  i) -  1/3 
processor nodes, where N  ×  N represents the size of the 
image received by the MTN system, and i is a resolution 
parameter dependent on the number of processor nodes 
used  at  the  lowest  level  of  the  quadtree  structure. 
Specifically,  for  an  image  of  256 ×  256  pixels,  if  the 
number of processor nodes used, at the lowest level, is 
128 ×  128 then i =  1. For the same image size, however, if 
the number of nodes used is 16 ×  16then i = 4and each 
processor leaf node receives 256 pixels. The 21 processor 
nodes MTN-system have 16 processor leaf nodes, which 
means that for real pictures of 256 X 256 pixels, each leaf 
node  must  receive  4096  pixels.  Processing of  a  small 
picture of 16 ×  16 pixels containing simple objects  has 
already  been  carried  out.  Figure  13a shows an  experi- 
mental image of size 16 X 16, which contains an angle 
and  an  octagon.  The  image  in  Figure  13  has  been 
processed  and  the  results,  illustrating the  hierarchical 
operation of the MTN system, are provided in Appendix 1. 
CONCLUSIONS 
The architectural design and the  global  operation  of a 
multiprocessor-multibit tree network (MTN) architecture 
are presented. The MTN system is a vision system which 
presents  a  number  of  significant  features:  parallelism, 
hierarchical (i.e.  bottom-up)  processing, and  pipelining 
(processing more than one picture at a time). The MTN 
functional structure includes two modes: 
•  bottom-up,  where  abstracted  picture  information 
travels up the hierarchy; 
•  top-down  where  orders  go  down  along  the  MTN 
hierarchy. 
The  MTN  system  described  is  based  on  the  R-6502 
microprocessor,  although  almost  any  type  of  micro- 
processor could be used. 
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Vol 14 No 9 November 1990  581 APPENDIX  1:  IMAGE  PROCESSING  EXAMPLE 
LEVEL  O:  Features  Extraction &  Coding 
Extracted & Coded Information  Message  to the Upper  Level 
............................. 
P033:  (4,1)7881  -->  [033]<417881> 
P032:  (1,2)766  ==>  [032]<12766> 
P031:  (2,1)566  ==>  [031]<2lS66> 
P030:  (2,4)88  =>  [030]<2488> 
P023:  0  ==>  [023]0 
P022:  0  -->  [022]0 
P021:0  =>  [02110 
P020:0  =>  [020]0 
PO13:0  =>  [01310 
POI2:0  =>  [01210 
POll:  0  =>  [011]0 
PO10:0  -->  [010]0 
FO03:  (1,2)669(3,3)11  =>  [003]<126693311> 
PO02:  (3,1)555  =>  [002]<31555> 
POOl:  (4,1)  ~>  [001[<41> 
PO00:  (1,2)66  -->  [000]<1266> 
LEVEL  -  I:  Synthesis,  Encoding & Matching 
Synthesis & Encoding 
P03:  /[033]<417881>/[032]<12766>/[031]<21566>/[030]<2488>/  => 
P03:  /(5,8)(6,8)(7,7)(8,6)(8,5)/(S,2)(6,2)(7,3)(8,5)/(2,5)(2,6)(3,7)(4,8) 
/(2,4)(3,3)(4,2)/  => 
P03:  (2,4)556677881122334 
Matching 
P03:  P03 HOLDS AN OCTAGON WITH  SIZE  8x8. 
Message  to the Upper Level 
.......................... 
[03]<A/OCTAGON  8x8/> 
Synthesis  & Encoding 
PO0:  /[003]<126693311>/[002]<31555>/[001]<41>/[000]<1266>/  ==> 
PO0:  /(5,6)(6,7)(7,8)(7,7)(7,6)(7,5)/(7,1)(7,2)(7,3)(7,4)/(4,5) 
/(1,2)(2,3)(3,4)/  => 
PO0:(1,2)6666669(7,7)111111 
Matching 
PO0:P00  HOLDS TWO STRAIGHT LINE  SEGMENTS  CONNECTED AT (7,8) 
Message  to the Upper  Level 
.......................... 
[00]<12666666977111111> 
LEVEL  - 2:  Synthesis  &  Con, h~sions 
.......................... 
Synthesis 
P0:  THE OCTAGON AND THE  STRAIGHT LINE  SEG~IENTS CANNOT BE COMB[NED 
END; 
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